Skip to content

Conversation

@bedroge
Copy link
Collaborator

@bedroge bedroge commented May 23, 2025

Also needs EESSI/software-layer#1084 to be merged around the same time to actually detect these CPU targets.

@bedroge
Copy link
Collaborator Author

bedroge commented May 23, 2025

Note that I put Cooper Lake at the same level as Cascade Lake. It's actually a bit newer (released at the same time as Ice Lake?), but Ice Lake seems to support more instructions:
https://en.wikichip.org/wiki/intel/microarchitectures/cooper_lake#New_instructions
https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(server)#New_instructions

Copy link
Contributor

@boegel boegel left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

lgtm

@boegel
Copy link
Contributor

boegel commented May 28, 2025

EESSI/software-layer#1084 deployed + merged, so merging this too

@boegel boegel merged commit 2fa544f into EESSI:main May 28, 2025
3 checks passed
@bedroge bedroge deleted the add_icelake_cclake branch May 28, 2025 21:27
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants